Dachaigh › Luchd-obrach › Altera Corporation › Software Enabling and Optimization Engineer
Software Enabling and Optimization Engineer aig Altera Corporation: Tuarastalan H-1B
5 iarrtasan cumhaichean-obrach airson an dreuchd Software Enabling and Optimization Engineer aig Altera Corporation. Tuarastal bunasach meadhanach $155,727; leth meadhanach $148,903–$163,550.
Iarrtasan (LCAs)5
Tuarastal meadhanach a chaidh a thabhann$155,727
Leath mheadhanach nan tuarastalan$148,903–$163,550
Ceudail 10mh–90mh$148,903–$175,812
A rèir bliadhna ionmhais
| Bliadhna mhaoine | LCAs | Tuarastal meadhanach |
|---|---|---|
| FY2025 | 3 | $148,903 |
| FY2026 | 2 | $159,638 |
Iarrtasan
| Tuarastal bunasach | Àite | Air a chur a-steach | Ceann-latha tòiseachaidh | Inbhe |
|---|---|---|---|---|
| $163,550–$205,900 Ìre IV | Austin, TX | 23 Cèit 2026 | 1 Dàmh 2026 | Dearbhaichte |
| $155,727–$203,400 | San Jose, CA | 14 Faoi 2026 | 30 Cèit 2026 | Dearbhaichte |
| $183,987–$227,800 | San Jose, CA | 12 Lùna 2025 | 6 Gearr 2026 | Dearbhaichte |
| $148,903–$171,700 | San Jose, CA | 6 Cèit 2025 | 1 Dàmh 2025 | Dearbhaichte |
| $148,903–$171,700 | San Jose, CA | 3 Cèit 2025 | 1 Dàmh 2025 | Dearbhaichte |
Obraichean eile aig Altera Corporation
- Product Development Engineer$129,012
- FPGA Silicon Design Verification Engineer$151,895
- SoC Design Verification Engineer$109,080
- SoC Logic Design Engineer$151,132
- FPGA Silicon Design Engineer$177,254
Is e na tuarastalan an ìre as ìsle den tuarastal a chaidh a thabhann air gach iarrtas, air an tionndadh gu suim bhliadhnail; cleachdaidh na staitistigean iarrtasan làn-aimsire le teisteanas a-mhàin. Chan eil LCA na aontachadh bhìosa agus faodaidh aon LCA còmhdach a dhèanamh air iomadh dreuchd. Stòr: Roinn an Obrach na SA, Dàta Foillseachaidh OFLC LCA, bliadhnaichean ionmhais 2023–2026 (co-dhùnadh as ùire 30 Ògmh 2026).